[8 ( ;google,veyron-mighty-rev5google,veyron-mighty-rev4google,veyron-mighty-rev3google,veyron-mighty-rev2google,veyron-mighty-rev1google,veyron-mightygoogle,veyronrockchip,rk3288&7Google Mightyaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000/i2c@ff140000/i2c@ff660000/i2c@ff150000/i2c@ff160000/i2c@ff170000/mmc@ff0f0000/mmc@ff0c0000/mmc@ff0d0000/mmc@ff0e0000/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/mmc@ff0f0000/mmc@ff0c0000/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^m@{r cpu@5013cpuarm,cortex-a12?CJ^m@{rcpu@5023cpuarm,cortex-a12?CJ^m@{rcpu@5033cpuarm,cortex-a12?CJ^m@{ropp-table-0operating-points-v2opp-126000000 opp-216000000  opp-408000000Q opp-600000000#F opp-696000000)|~opp-8160000000,B@opp-1008000000<opp-1200000000Gopp-1416000000TfrOopp-1512000000ZJopp-1608000000_" opp-1704000000epopp-1800000000kI\reserved-memorydma-unusable@fe000000?oscillator fixed-clockn6xin24m timerarm,armv7-timer0   n6+timer@ff810000rockchip,rk3288-timer?  H {a  Bpclktimerdisplay-subsystemrockchip,display-subsystemN mmc@ff0c0000rockchip,rk3288-dw-mshcTр {DrvBbiuciuciu-driveciu-sampleb ? @Cmresetyokay  Z '4defaultB L mmc@ff0d0000rockchip,rk3288-dw-mshcTр {EswBbiuciuciu-driveciu-sampleb !? @CmresetyokayUbx4default B 'btmrvl@2marvell,sd8897-bt?& 4defaultBmmc@ff0e0000rockchip,rk3288-dw-mshcTр {FtxBbiuciuciu-driveciu-sampleb "?@Cmreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTр {GuyBbiuciuciu-driveciu-sampleb #?@Cmresetyokayx4default B !saradc@ff100000rockchip,saradc? ${I[Bsaradcapb_pclkCW msaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclk" " txrx ,4defaultB#$%&?yokayec@0google,cros-ec-spi?& 4defaultB'-i2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery?  4keyboard-controllergoogle,cros-ec-keybIY lD;<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclk" "txrx -4defaultB()*+? ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclk""txrx .4defaultB,-./?yokay flash@0jedec,spi-nor?i2c@ff140000rockchip,rk3288-i2c? >Bi2c{M4defaultB0yokay2dtpm@20infineon,slb9645tt? i2c@ff150000rockchip,rk3288-i2c? ?Bi2c{O4defaultB1 ydisabledi2c@ff160000rockchip,rk3288-i2c? @Bi2c{P4defaultB2yokay2,ts3a227e@3b ti,ts3a227e?;&34defaultB4trackpad@15elan,ekth3000?& 4defaultB56i2c@ff170000rockchip,rk3288-i2c? ABi2c{Q4defaultB7 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart? 7{MUBbaudclkapb_pclk""txrx4default B89:yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart? 8{NVBbaudclkapb_pclk""txrx4defaultB;yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?i 9{OWBbaudclkapb_pclk4defaultB<yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart? :{PXBbaudclkapb_pclk""txrx4defaultB= ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart? ;{QYBbaudclkapb_pclk" " txrx4defaultB> ydisableddma-controller@ff250000arm,pl330arm,primecell?%@(3N{ Bapb_pclk"thermal-zonesreserve-thermale{?cpu-thermaled{?tripscpu_alert0p:passive@cpu_alert1$:passiveAcpu_crit :criticalcooling-mapsmap0@0map1A0gpu-thermaled{?tripsgpu_alert04:passiveBgpu_crit :criticalcooling-mapsmap0B Ctsadc@ff280000rockchip,rk3288-tsadc?( %{HZBtsadcapb_pclkC mtsadc-apb4initdefaultsleepBDEDFHyokay)?ethernet@ff290000rockchip,rk3288-gmac?)Dmacirqeth_wake_irqF8{fgc]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB mstmmaceth ydisabledusb@ff500000 generic-ehci?P {TGYusbyokaycusb@ff520000 generic-ohci?R ){TGYusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?T {BotgyhostTH Yusb2-phyyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?X {Botgyhost@@ TI Yusb2-phyyokayzIusb@ff5c0000 generic-ehci?\ { ydisableddma-controller@ff600000arm,pl330arm,primecell?`@(3N{ Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?e <Bi2c{L4defaultBJyokay2dpmic@1brockchip,rk808?xin32kwifibt_32kin&34default BKLM'3?KWNco{6NN regulatorsDCDC_REG1vdd_arm q *q regulator-state-mem?DCDC_REG2vdd_gpu 5*qregulator-state-mem?DCDC_REG3 vcc135_ddrregulator-state-memXDCDC_REG4vcc_18w@w@regulator-state-memXpw@LDO_REG1 vcc33_io2Z2Z6regulator-state-memXp2ZLDO_REG3vdd_10B@B@regulator-state-memXpB@LDO_REG7vdd10_lcd_pwren_h&%&%regulator-state-mem?SWITCH_REG1 vcc33_lcddregulator-state-mem?LDO_REG6 vcc18_codecw@w@eregulator-state-mem?LDO_REG4 vccio_sdw@2Zregulator-state-mem?LDO_REG5 vcc33_sd2Z2Zregulator-state-mem?LDO_REG8 vcc33_ccd2Z2Zregulator-state-mem?LDO_REG2mic_vccw@w@regulator-state-mem?i2c@ff660000rockchip,rk3288-i2c?f =Bi2c{N4defaultBOyokay2 max98090@10maxim,max98090?&PBmclk{q4defaultBQpwm@ff680000rockchip,rk3288-pwm?h4defaultBR{_yokaypwm@ff680010rockchip,rk3288-pwm?h4defaultBS{_yokaypwm@ff680020rockchip,rk3288-pwm?h 4defaultBT{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?h04defaultBU{_ ydisabledsram@ff700000 mmio-sram?ppsmp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?spower-controller!rockchip,rk3288-power-controllerh ipower-domain@9? {chgfdehilkj$VWXYZ[\]^power-domain@11? {op_`power-domain@12? {apower-domain@13? {bcreboot-modesyscon-reboot-modeRBRBRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscon?tclock-controller@ff760000rockchip,rk3288-cru?v{ Bxin24mFHjk$#gׄeрxhрxhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?wFedp-phyrockchip,rk3288-dp-phy{hB24m yokayyio-domains"rockchip,rk3288-io-voltage-domainyokay 6 & 1 ?6 O6 ]d i ue usbphyrockchip,rk3288-usb-phyyokayusb-phy@320 ? {]BphyclkC mphy-resetIusb-phy@334 ?4{^BphyclkC mphy-resetGusb-phy@348 ?H{_BphyclkC mphy-resetHwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?{p Oyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif? {T Bmclkhclkftx 64defaultBgF ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?  5{RBi2s_clki2s_hclkfftxrx4defaultBh  yokaycrypto@ff8a0000rockchip,rk3288-crypto?@ 0 {}Baclkhclksclkapb_pclkC mcrypto-rstiommu@ff900800rockchip,iommu?@ { Baclkiface  ydisablediommu@ff914000rockchip,iommu ?@P { Baclkiface   ydisabledrga@ff920000rockchip,rk3288-rga? {jBaclkhclksclk i Cilm mcoreaxiahbvop@ff930000rockchip,rk3288-vop ? {Baclk_vopdclk_vophclk_vop i Cdef maxiahbdclk jyokayport endpoint@0? kendpoint@1? l{endpoint@2? mtendpoint@3? nwiommu@ff930300rockchip,iommu? { Baclkiface i  yokayjvop@ff940000rockchip,rk3288-vop ? {Baclk_vopdclk_vophclk_vop i C maxiahbdclk oyokayport endpoint@0? pendpoint@1? q|endpoint@2? ruendpoint@3? sxiommu@ff940300rockchip,iommu? { Baclkiface i  yokayodsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?@ {~d Brefpclk i F ydisabledportsport@0?endpoint@0? tmendpoint@1? urport@1?lvds@ff96c000rockchip,rk3288-lvds?@{g Bpclk_lvds4lcdcBv i F ydisabledportsport@0?endpoint@0? wnendpoint@1? xsport@1?dp@ff970000rockchip,rk3288-dp?@ b{icBdppclkTyYdp i ComdpFyokay4defaultBzportsport@0?endpoint@0? {lendpoint@1? |qport@1?endpoint@0? }hdmi@ff980000rockchip,rk3288-dw-hdmi? g{hmnBiahbisfrcec i F yokay4defaultunwedgeB~portsport@0?endpoint@0? kendpoint@1? pport@1?video-codec@ff9a0000rockchip,rk3288-vpu?   Dvepuvdpu{ Baclkhclk  i iommu@ff9a0800rockchip,iommu? { Baclkiface  i iommu@ff9c0440rockchip,iommu ?@@@ o{ Baclkiface  ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?$ Djobmmugpu{J^ i yokay #Copp-table-1operating-points-v2opp-100000000~opp-200000000 ~opp-300000000B@opp-400000000ׄopp-600000000#Fqos@ffaa0000rockchip,rk3288-qossyscon? bqos@ffaa0080rockchip,rk3288-qossyscon? cqos@ffad0000rockchip,rk3288-qossyscon? Wqos@ffad0100rockchip,rk3288-qossyscon? Xqos@ffad0180rockchip,rk3288-qossyscon? Yqos@ffad0400rockchip,rk3288-qossyscon? Zqos@ffad0480rockchip,rk3288-qossyscon? [qos@ffad0500rockchip,rk3288-qossyscon? Vqos@ffad0800rockchip,rk3288-qossyscon? \qos@ffad0880rockchip,rk3288-qossyscon? ]qos@ffad0900rockchip,rk3288-qossyscon? ^qos@ffae0000rockchip,rk3288-qossyscon? aqos@ffaf0000rockchip,rk3288-qossyscon? _qos@ffaf0080rockchip,rk3288-qossyscon? `dma-controller@ffb20000arm,pl330arm,primecell?@(3N{ Bapb_pclkfefuse@ffb40000rockchip,rk3288-efuse? {q Bpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000 arm,gic-400 / D@? @ `   pinctrlrockchip,rk3288-pinctrlF&4defaultsleepBgpio@ff750000rockchip,gpio-bank?u Q{@ U e / D qPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT3gpio@ff780000rockchip,gpio-bank?x R{A U e / Dgpio@ff790000rockchip,gpio-bank?y S{B U e / DM qCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENgpio@ff7a0000rockchip,gpio-bank?z T{C U e / D qFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?{ U{D U e / D qUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEgpio@ff7c0000rockchip,gpio-bank?| V{E U e / DA qSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENgpio@ff7d0000rockchip,gpio-bank?} W{F U e / D qI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDPgpio@ff7e0000rockchip,gpio-bank?~ X{G U e / D qLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD gpio@ff7f0000rockchip,gpio-bank? Y{H U e / D^ qRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 hdmi-cec-c7 hdmi-ddc ~hdmi-ddc-unwedge vcc50-hdmi-en pcfg-output-low pcfg-pull-up pcfg-pull-down pcfg-pull-none pcfg-pull-none-12ma  suspendglobal-pwroff ddrio-pwroff ddr0-retention ddr1-retention suspend-l-wake suspend-l-sleep edpedp-hpd  zi2c0i2c0-xfer Ji2c1i2c1-xfer 0i2c2i2c2-xfer   Oi2c3i2c3-xfer 1i2c4i2c4-xfer 2i2c5i2c5-xfer 7i2s0i2s0-bus` hlcdclcdc-ctl@ vsdmmcsdmmc-clk sdmmc-cmd sdmmc-cd sdmmc-bus1 sdmmc-bus4@ sdmmc-cd-disabled sdmmc-cd-pin sdmmc-wp-pin  sdio0sdio0-bus1 sdio0-bus4@ sdio0-cmd sdio0-clk sdio0-cd sdio0-wp sdio0-pwr sdio0-bkpwr sdio0-int wifienable-h bt-enable-l bt-host-wake bt-host-wake-l bt-dev-wake-sleep bt-dev-wake-awake bt-dev-wake sdio1sdio1-bus1 sdio1-bus4@ sdio1-cd sdio1-wp sdio1-bkpwr sdio1-int sdio1-cmd sdio1-clk sdio1-pwr  emmcemmc-clk emmc-cmd  emmc-pwr  emmc-bus1 emmc-bus4@ emmc-bus8 !emmc-reset  spi0spi0-clk  #spi0-cs0  &spi0-tx $spi0-rx %spi0-cs1 spi1spi1-clk  (spi1-cs0  +spi1-rx *spi1-tx )spi2spi2-cs1 spi2-clk ,spi2-cs0 /spi2-rx .spi2-tx  -uart0uart0-xfer 8uart0-cts 9uart0-rts :uart1uart1-xfer  ;uart1-cts  uart1-rts  uart2uart2-xfer <uart3uart3-xfer =uart3-cts  uart3-rts  uart4uart4-xfer >uart4-cts  uart4-rts  tsadcotp-pin Dotp-out Epwm0pwm0-pin Rpwm1pwm1-pin Spwm2pwm2-pin Tpwm3pwm3-pin Ugmacrgmii-pins  rmii-pins spdifspdif-tx  gpcfg-pull-none-drv-8ma  pcfg-pull-up-drv-8ma  pcfg-output-high buttonspwr-key-l ap-lid-int-l pmicpmic-int-l Kdvs-1  Ldvs-2 Mrebootap-warm-reset-h recovery-switchrec-mode-l tpmtpm-int-h write-protectfw-wp-ap codechp-det int-codec Qmic-det  headsetts3a227e-int-l 4backlightbl_pwr_en  bl-en lcdlcd-en avdd-1v8-disp-en  chargerac-present-ap cros-ecec-int 'trackpadtrackpad-int 5usb-hosthost1-pwr-en usbotg-pwren-h buck-5vdrv-5v chosen serial2:115200n8memory3memory?power-button gpio-keys4defaultBkey-power Power 3 t dgpio-restart gpio-restart 3 4defaultB emmc-pwrseqmmc-pwrseq-emmcB4default  sdio-pwrseqmmc-pwrseq-simple{ Bext_clock4defaultB vcc-5vregulator-fixedvcc_5vLK@LK@ " - @ 4defaultBNvcc33-sysregulator-fixed vcc33_sys2Z2Z "vcc50-hdmiregulator-fixed vcc50_hdmi "N - @4defaultBvdd-logicpwm-regulator vdd_logic E J U{ i~p*sound!rockchip,rockchip-audio-max980904defaultB |VEYRON-I2S   P P   backlight-regulatorregulator-fixed - @ 4defaultBbacklight_regulator " :panel-regulatorregulator-fixed - @ 4defaultBpanel_regulator "vcc18-lcdregulator-fixed - @ 4defaultB vcc18_lcd "backlightpwm-backlight ! 3 J c 4defaultB EB@ p   panelinnolux,n116bgeyokay  panel-timingl V  <        portsportendpoint }gpio-charger gpio-charger mains 34defaultBlid-switch gpio-keys4defaultBswitch-lid Lid 3  * vccsysregulator-fixedvccsysvcc5-host1-regulatorregulator-fixed - @3 4defaultB vcc5_host1vcc5v-otg-regulatorregulator-fixed - @3 4defaultB vcc5_host2 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplypinctrl-namespinctrl-0wp-gpioscap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pindisable-wpmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type