8( 2|google,veyron-jaq-rev5google,veyron-jaq-rev4google,veyron-jaq-rev3google,veyron-jaq-rev2google,veyron-jaq-rev1google,veyron-jaqgoogle,veyronrockchip,rk3288& 7Google Jaqaliases=/ethernet@ff290000G/pinctrl/gpio@ff750000M/pinctrl/gpio@ff780000S/pinctrl/gpio@ff790000Y/pinctrl/gpio@ff7a0000_/pinctrl/gpio@ff7b0000e/pinctrl/gpio@ff7c0000k/pinctrl/gpio@ff7d0000q/pinctrl/gpio@ff7e0000w/pinctrl/gpio@ff7f0000}/i2c@ff650000/i2c@ff140000/i2c@ff660000/i2c@ff150000/i2c@ff160000/i2c@ff170000/mmc@ff0f0000/mmc@ff0c0000/mmc@ff0d0000/mmc@ff0e0000/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/mmc@ff0f0000/mmc@ff0c0000/spi@ff110000/ec@0/i2c-tunnelarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smp&cpu@5003cpuarm,cortex-a12?CJ^m@{r cpu@5013cpuarm,cortex-a12?CJ^m@{rcpu@5023cpuarm,cortex-a12?CJ^m@{rcpu@5033cpuarm,cortex-a12?CJ^m@{ropp-table-0operating-points-v2opp-126000000 opp-216000000  opp-408000000Q opp-600000000#F opp-696000000)|~opp-8160000000,B@opp-1008000000<opp-1200000000Gopp-1416000000TfrOopp-1512000000ZJopp-1608000000_" opp-1704000000epopp-1800000000kI\reserved-memorydma-unusable@fe000000?oscillator fixed-clockn6xin24m timerarm,armv7-timer0   n6+timer@ff810000rockchip,rk3288-timer?  H {a  Bpclktimerdisplay-subsystemrockchip,display-subsystemN mmc@ff0c0000rockchip,rk3288-dw-mshcTр {DrvBbiuciuciu-driveciu-sampleb ? @Cmresetyokay  Z '4?defaultMmmc@ff0d0000rockchip,rk3288-dw-mshcTр {EswBbiuciuciu-driveciu-sampleb !? @CmresetyokayWdz?default M 'btmrvl@2marvell,sd8897-bt?& ?defaultMmmc@ff0e0000rockchip,rk3288-dw-mshcTр {FtxBbiuciuciu-driveciu-sampleb "?@Cmreset ydisabledmmc@ff0f0000rockchip,rk3288-dw-mshcTр {GuyBbiuciuciu-driveciu-sampleb #?@Cmresetyokay4z?default M saradc@ff100000rockchip,saradc? ${I[Bsaradcapb_pclkCW msaradc-apb ydisabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi{ARBspiclkapb_pclk! ! txrx ,?defaultM"#$%?yokayec@0google,cros-ec-spi?& ?defaultM&-i2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery? +keyboard-controllergoogle,cros-ec-keyb@P cD};<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi{BSBspiclkapb_pclk! !txrx -?defaultM'()*? ydisabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi{CTBspiclkapb_pclk!!txrx .?defaultM+,-.?yokay flash@0jedec,spi-nor?i2c@ff140000rockchip,rk3288-i2c? >Bi2c{M?defaultM/yokay2dtpm@20infineon,slb9645tt? i2c@ff150000rockchip,rk3288-i2c? ?Bi2c{O?defaultM0 ydisabledi2c@ff160000rockchip,rk3288-i2c? @Bi2c{P?defaultM1yokay2,ts3a227e@3b ti,ts3a227e?;&2?defaultM3trackpad@15elan,ekth3000?& ?defaultM45i2c@ff170000rockchip,rk3288-i2c? ABi2c{Q?defaultM6 ydisabledserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart? 7{MUBbaudclkapb_pclk!!txrx?default M789yokayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart? 8{NVBbaudclkapb_pclk!!txrx?defaultM:yokayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uart?i 9{OWBbaudclkapb_pclk?defaultM;yokayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart? :{PXBbaudclkapb_pclk!!txrx?defaultM< ydisabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart? ;{QYBbaudclkapb_pclk! ! txrx?defaultM= ydisableddma-controller@ff250000arm,pl330arm,primecell?%@*E{ Bapb_pclk!thermal-zonesreserve-thermal\r>cpu-thermal\dr>tripscpu_alert0p:passive?cpu_alert1$:passive@cpu_crit :criticalcooling-mapsmap0?0map1@0gpu-thermal\dr>tripsgpu_alert04:passiveAgpu_crit :criticalcooling-mapsmap0A Btsadc@ff280000rockchip,rk3288-tsadc?( %{HZBtsadcapb_pclkC mtsadc-apb?initdefaultsleepMCDCEHyokay  >ethernet@ff290000rockchip,rk3288-gmac?);macirqeth_wake_irqE8{fgc]MBstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macCB mstmmaceth ydisabledusb@ff500000 generic-ehci?P {KFPusbyokayZusb@ff520000 generic-ohci?R ){KFPusb ydisabledusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?T {BotgphostKG Pusb2-phyxyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2?X {Botgphost@@ KH Pusb2-phyyokayzHusb@ff5c0000 generic-ehci?\ { ydisableddma-controller@ff600000arm,pl330arm,primecell?`@*E{ Bapb_pclk ydisabledi2c@ff650000rockchip,rk3288-i2c?e <Bi2c{L?defaultMIyokay2dpmic@1brockchip,rk808?xin32kwifibt_32kin&2?default MJKL*6BNMZfr5MM regulatorsDCDC_REG1vdd_arm q  !q regulator-state-mem6DCDC_REG2vdd_gpu 5 !qregulator-state-mem6DCDC_REG3 vcc135_ddrregulator-state-memODCDC_REG4vcc_18w@ w@regulator-state-memOgw@LDO_REG1 vcc33_io2Z 2Z5regulator-state-memOg2ZLDO_REG3vdd_10B@ B@regulator-state-memOgB@LDO_REG7vdd10_lcd_pwren_h&% &%regulator-state-mem6SWITCH_REG1 vcc33_lcdcregulator-state-mem6LDO_REG6 vcc18_codecw@ w@dregulator-state-mem6LDO_REG4 vccio_sdw@ 2Zregulator-state-mem6LDO_REG5 vcc33_sd2Z 2Zregulator-state-mem6LDO_REG8 vcc33_ccd2Z 2Zregulator-state-mem6LDO_REG2mic_vccw@ w@regulator-state-mem6i2c@ff660000rockchip,rk3288-i2c?f =Bi2c{N?defaultMNyokay2 max98090@10maxim,max98090?&OBmclk{q?defaultMPpwm@ff680000rockchip,rk3288-pwm?h?defaultMQ{_yokaypwm@ff680010rockchip,rk3288-pwm?h?defaultMR{_yokaypwm@ff680020rockchip,rk3288-pwm?h ?defaultMS{_ ydisabledpwm@ff680030rockchip,rk3288-pwm?h0?defaultMT{_ ydisabledsram@ff700000 mmio-sram?ppsmp-sram@0rockchip,rk3066-smp-sram?sram@ff720000#rockchip,rk3288-pmu-srammmio-sram?rpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfd?spower-controller!rockchip,rk3288-power-controllerh hpower-domain@9? {chgfdehilkj$UVWXYZ[\]power-domain@11? {op^_power-domain@12? {`power-domain@13? {abreboot-modesyscon-reboot-modeRBRBRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscon?tclock-controller@ff760000rockchip,rk3288-cru?v{ Bxin24mEHjk$#gׄeрxhрxhsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfd?wEedp-phyrockchip,rk3288-dp-phy{hB24m yokayxio-domains"rockchip,rk3288-io-voltage-domainyokay 5  ( 65 F5 Tc ` ld yusbphyrockchip,rk3288-usb-phyyokayusb-phy@320 ? {]BphyclkC mphy-resetHusb-phy@334 ?4{^BphyclkC mphy-resetFusb-phy@348 ?H{_BphyclkC mphy-resetGwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt?{p Oyokaysound@ff8b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif? {T Bmclkhclketx 6?defaultMfE ydisabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s?  5{RBi2s_clki2s_hclkeetxrx?defaultMg  yokaycrypto@ff8a0000rockchip,rk3288-crypto?@ 0 {}Baclkhclksclkapb_pclkC mcrypto-rstiommu@ff900800rockchip,iommu?@ { Baclkiface  ydisablediommu@ff914000rockchip,iommu ?@P { Baclkiface   ydisabledrga@ff920000rockchip,rk3288-rga? {jBaclkhclksclk h Cilm mcoreaxiahbvop@ff930000rockchip,rk3288-vop ? {Baclk_vopdclk_vophclk_vop h Cdef maxiahbdclk iyokayport endpoint@0? jendpoint@1? kzendpoint@2? lsendpoint@3? mviommu@ff930300rockchip,iommu? { Baclkiface h  yokayivop@ff940000rockchip,rk3288-vop ? {Baclk_vopdclk_vophclk_vop h C maxiahbdclk nyokayport endpoint@0? oendpoint@1? p{endpoint@2? qtendpoint@3? rwiommu@ff940300rockchip,iommu? { Baclkiface h  yokayndsi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi?@ {~d Brefpclk h E ydisabledportsport@0?endpoint@0? slendpoint@1? tqport@1?lvds@ff96c000rockchip,rk3288-lvds?@{g Bpclk_lvds?lcdcMu h E ydisabledportsport@0?endpoint@0? vmendpoint@1? wrport@1?dp@ff970000rockchip,rk3288-dp?@ b{icBdppclkKxPdp h ComdpEyokay?defaultMyportsport@0?endpoint@0? zkendpoint@1? {pport@1?endpoint@0? |hdmi@ff980000rockchip,rk3288-dw-hdmi? g{hmnBiahbisfrcec h E yokay?defaultunwedgeM}~portsport@0?endpoint@0? jendpoint@1? oport@1?video-codec@ff9a0000rockchip,rk3288-vpu?   ;vepuvdpu{ Baclkhclk  h iommu@ff9a0800rockchip,iommu? { Baclkiface  h iommu@ff9c0440rockchip,iommu ?@@@ o{ Baclkiface  ydisabledgpu@ffa30000#rockchip,rk3288-maliarm,mali-t760?$ ;jobmmugpu{J^ h yokay Bopp-table-1operating-points-v2opp-100000000~opp-200000000 ~opp-300000000B@opp-400000000ׄopp-600000000#Fqos@ffaa0000rockchip,rk3288-qossyscon? aqos@ffaa0080rockchip,rk3288-qossyscon? bqos@ffad0000rockchip,rk3288-qossyscon? Vqos@ffad0100rockchip,rk3288-qossyscon? Wqos@ffad0180rockchip,rk3288-qossyscon? Xqos@ffad0400rockchip,rk3288-qossyscon? Yqos@ffad0480rockchip,rk3288-qossyscon? Zqos@ffad0500rockchip,rk3288-qossyscon? Uqos@ffad0800rockchip,rk3288-qossyscon? [qos@ffad0880rockchip,rk3288-qossyscon? \qos@ffad0900rockchip,rk3288-qossyscon? ]qos@ffae0000rockchip,rk3288-qossyscon? `qos@ffaf0000rockchip,rk3288-qossyscon? ^qos@ffaf0080rockchip,rk3288-qossyscon? _dma-controller@ffb20000arm,pl330arm,primecell?@*E{ Bapb_pclkeefuse@ffb40000rockchip,rk3288-efuse? {q Bpclk_efusecpu-id@7?cpu_leakage@17?interrupt-controller@ffc01000 arm,gic-400 & ;@? @ `   pinctrlrockchip,rk3288-pinctrlE&?defaultsleepMgpio@ff750000rockchip,gpio-bank?u Q{@ L \ & ; hPMIC_SLEEP_APDDRIO_PWROFFDDRIO_RETENTS3A227E_INT_LPMIC_INT_LPWR_KEY_LAP_LID_INT_LEC_IN_RWAC_PRESENT_APRECOVERY_SW_LOTP_OUTHOST1_PWR_ENUSBOTG_PWREN_HAP_WARM_RESET_HnFALUT2I2C0_SDA_PMICI2C0_SCL_PMICSUSPEND_LUSB_INT2gpio@ff780000rockchip,gpio-bank?x R{A L \ & ;gpio@ff790000rockchip,gpio-bank?y S{B L \ & ;M hCONFIG0CONFIG1CONFIG2CONFIG3EMMC_RST_LBL_PWR_ENAVDD_1V8_DISP_ENgpio@ff7a0000rockchip,gpio-bank?z T{C L \ & ; hFLASH0_D0FLASH0_D1FLASH0_D2FLASH0_D3FLASH0_D4FLASH0_D5FLASH0_D6FLASH0_D7FLASH0_CS2/EMMC_CMDFLASH0_DQS/EMMC_CLKOgpio@ff7b0000rockchip,gpio-bank?{ U{D L \ & ; hUART0_RXDUART0_TXDUART0_CTSUART0_RTSSDIO0_D0SDIO0_D1SDIO0_D2SDIO0_D3SDIO0_CMDSDIO0_CLKBT_DEV_WAKEWIFI_ENABLE_HBT_ENABLE_LWIFI_HOST_WAKEBT_HOST_WAKEgpio@ff7c0000rockchip,gpio-bank?| V{E L \ & ;A hSPI0_CLKSPI0_CS0SPI0_TXDSPI0_RXDVCC50_HDMI_ENgpio@ff7d0000rockchip,gpio-bank?} W{F L \ & ; hI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDII2S0_SDO0HP_DET_HALS_INTINT_CODECI2S0_CLKI2C2_SDAI2C2_SCLMICDETSDMMC_D0SDMMC_D1SDMMC_D2SDMMC_D3SDMMC_CLKSDMMC_CMDOgpio@ff7e0000rockchip,gpio-bank?~ X{G L \ & ; hLCDC_BLPWM_LOGBL_ENTRACKPAD_INTTPM_INT_HSDMMC_DET_LAP_FLASH_WP_LEC_INTCPU_NMIDVSOKSDMMC_WPEDP_HPDDVS1nFALUT1LCD_ENDVS2VCC5V_GOOD_HI2C4_SDA_TPI2C4_SCL_TPI2C5_SDA_HDMII2C5_SCL_HDMI5V_DRVUART2_RXDUART2_TXD gpio@ff7f0000rockchip,gpio-bank? Y{H L \ & ;^ hRAM_ID0RAM_ID1RAM_ID2RAM_ID3I2C1_SDA_TPMI2C1_SCL_TPMSPI2_CLKSPI2_CS0SPI2_RXDSPI2_TXDhdmihdmi-cec-c0 xhdmi-cec-c7 xhdmi-ddc x}hdmi-ddc-unwedge x~vcc50-hdmi-en xpcfg-output-low pcfg-pull-up pcfg-pull-down pcfg-pull-none pcfg-pull-none-12ma  suspendglobal-pwroff xddrio-pwroff xddr0-retention xddr1-retention xsuspend-l-wake xsuspend-l-sleep xedpedp-hpd x yi2c0i2c0-xfer xIi2c1i2c1-xfer x/i2c2i2c2-xfer x  Ni2c3i2c3-xfer x0i2c4i2c4-xfer x1i2c5i2c5-xfer x6i2s0i2s0-bus` xglcdclcdc-ctl@ xusdmmcsdmmc-clk xsdmmc-cmd xsdmmc-cd xsdmmc-bus1 xsdmmc-bus4@ xsdmmc-cd-disabled xsdmmc-cd-pin xsdio0sdio0-bus1 xsdio0-bus4@ xsdio0-cmd xsdio0-clk xsdio0-cd xsdio0-wp xsdio0-pwr xsdio0-bkpwr xsdio0-int xwifienable-h xbt-enable-l xbt-host-wake xbt-host-wake-l xbt-dev-wake-sleep xbt-dev-wake-awake xbt-dev-wake xsdio1sdio1-bus1 xsdio1-bus4@ xsdio1-cd xsdio1-wp xsdio1-bkpwr xsdio1-int xsdio1-cmd xsdio1-clk xsdio1-pwr x emmcemmc-clk xemmc-cmd xemmc-pwr x emmc-bus1 xemmc-bus4@ xemmc-bus8 x emmc-reset x spi0spi0-clk x "spi0-cs0 x %spi0-tx x#spi0-rx x$spi0-cs1 xspi1spi1-clk x 'spi1-cs0 x *spi1-rx x)spi1-tx x(spi2spi2-cs1 xspi2-clk x+spi2-cs0 x.spi2-rx x-spi2-tx x ,uart0uart0-xfer x7uart0-cts x8uart0-rts x9uart1uart1-xfer x :uart1-cts x uart1-rts x uart2uart2-xfer x;uart3uart3-xfer x<uart3-cts x uart3-rts x uart4uart4-xfer x=uart4-cts x uart4-rts x tsadcotp-pin x Cotp-out x Dpwm0pwm0-pin xQpwm1pwm1-pin xRpwm2pwm2-pin xSpwm3pwm3-pin xTgmacrgmii-pins x rmii-pins xspdifspdif-tx x fpcfg-pull-none-drv-8ma  pcfg-pull-up-drv-8ma  pcfg-output-high buttonspwr-key-l xap-lid-int-l xpmicpmic-int-l xJdvs-1 x Kdvs-2 xLrebootap-warm-reset-h x recovery-switchrec-mode-l x tpmtpm-int-h xwrite-protectfw-wp-ap xcodechp-det xint-codec xPmic-det x headsetts3a227e-int-l x3backlightbl_pwr_en x bl-en xlcdlcd-en xavdd-1v8-disp-en x chargerac-present-ap xcros-ecec-int x&trackpadtrackpad-int x4usb-hosthost1-pwr-en x usbotg-pwren-h x buck-5vdrv-5v xchosen serial2:115200n8memory3memory?power-button gpio-keys?defaultMkey-power Power 2 t dgpio-restart gpio-restart 2 ?defaultM emmc-pwrseqmmc-pwrseq-emmcM?default sdio-pwrseqmmc-pwrseq-simple{ Bext_clock?defaultM vcc-5vregulator-fixedvcc_5vLK@ LK@  $ 7 ?defaultMMvcc33-sysregulator-fixed vcc33_sys2Z 2Z vcc50-hdmiregulator-fixed vcc50_hdmi M $ 7?defaultMvdd-logicpwm-regulator vdd_logic < A L{ `~ p!sound!rockchip,rockchip-audio-max98090?defaultM sVEYRON-I2S   O O   backlight-regulatorregulator-fixed $ 7 ?defaultMbacklight_regulator  :panel-regulatorregulator-fixed $ 7 ?defaultMpanel_regulator vcc18-lcdregulator-fixed $ 7 ?defaultM vcc18_lcd backlightpwm-backlight  * A Z ?defaultM <B@ g  |  panelinnolux,n116bgeyokay  panel-timingl V  <       portsportendpoint |gpio-charger gpio-charger mains 2?defaultMlid-switch gpio-keys?defaultMswitch-lid Lid 2  ! vccsysregulator-fixedvccsysvcc5-host1-regulatorregulator-fixed $ 72 ?defaultM vcc5_host1vcc5v-otg-regulatorregulator-fixed $ 72 ?defaultM vcc5_host2 #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0gpio0gpio1gpio2gpio3gpio4gpio5gpio6gpio7gpio8i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2mmc0mmc1i2c20interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points-v2#cooling-cellsclock-latencyclocksdynamic-power-coefficientcpu0-supplyphandleopp-sharedopp-hzopp-microvoltrangesclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredarm,no-tick-in-suspendclock-namesportsmax-frequencyfifo-depthreset-namesstatusbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasesd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemarvell,wakeup-pinmmc-hs200-1_8v#io-channel-cellsdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,grfrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesphysphy-namesneeds-reset-on-resumedr_modesnps,reset-phy-on-wakesnps,need-phy-for-wakeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeassigned-clocksassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channels#iommu-cellsrockchip,disable-mmu-resetpower-domainsiommusremote-endpointmali-supplyinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsgpio-line-namesrockchip,pinsoutput-lowbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highstdout-pathlabellinux,codedebounce-intervalpriorityreset-gpiosvin-supplyenable-active-highgpiopwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitrockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecrockchip,hdmi-codecstartup-delay-usbrightness-levelsnum-interpolated-stepsdefault-brightness-levelenable-gpiospost-pwm-on-delay-mspwm-off-delay-mspower-supplybacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activecharger-typelinux,input-type