8( + ",PHYTEC phyBOARD-Polis-i.MX8MM RDKF2phytec,imx8mm-phyboard-polis-rdkphytec,imx8mm-phycore-somfsl,imx8mmaliases&=/soc@0/bus@30800000/ethernet@30be0000"G/soc@0/bus@30000000/gpio@30200000"M/soc@0/bus@30000000/gpio@30210000"S/soc@0/bus@30000000/gpio@30220000"Y/soc@0/bus@30000000/gpio@30230000"_/soc@0/bus@30000000/gpio@30240000!e/soc@0/bus@30800000/i2c@30a20000!j/soc@0/bus@30800000/i2c@30a30000!o/soc@0/bus@30800000/i2c@30a40000!t/soc@0/bus@30800000/i2c@30a50000!y/soc@0/bus@30800000/mmc@30b40000!~/soc@0/bus@30800000/mmc@30b50000!/soc@0/bus@30800000/mmc@30b600006/soc@0/bus@30800000/spba-bus@30800000/serial@308600006/soc@0/bus@30800000/spba-bus@30800000/serial@308900006/soc@0/bus@30800000/spba-bus@30800000/serial@30880000$/soc@0/bus@30800000/serial@30a600003/soc@0/bus@30800000/spba-bus@30800000/spi@308200003/soc@0/bus@30800000/spba-bus@30800000/spi@308300003/soc@0/bus@30800000/spba-bus@30800000/spi@30840000(/soc@0/bus@30800000/i2c@30a20000/rtc@52./soc@0/bus@30000000/snvs@30370000/snvs-rtc-lpcpus idle-statespscicpu-pd-wait2arm,idle-state3 (cpu@00cpu2arm,cortex-a53<@lNUpscicp@@ speed_grade ( cpu@10cpu2arm,cortex-a53<@lNUpscicp@@ ( cpu@20cpu2arm,cortex-a53<@lNUpscicp@@ ( cpu@30cpu2arm,cortex-a53<@lNUpscicp@@ ( l2-cache02cache'3er@(opp-table2operating-points-v2A(opp-1200000000LGS ParIopp-1600000000L_^S~a rIopp-1800000000LkISB@arIclock-osc-32k 2fixed-clockosc_32k(clock-osc-24m 2fixed-clockn6osc_24m(clock-ext1 2fixed-clockk@ clk_ext1(clock-ext2 2fixed-clockk@ clk_ext2(clock-ext3 2fixed-clockk@ clk_ext3(clock-ext4 2fixed-clockk@ clk_ext4(psci 2arm,psci-1.0smcpmu2arm,cortex-a53-pmu timer2arm,armv8-timer0   zthermal-zonescpu-thermaltripstrip0L!7passive( trip1s! 7criticalcooling-mapsmap0, 01 usbphynop1@2usb-nop-xceivNK[2 rmain_clk~(Kusbphynop2@2usb-nop-xceivNK[2 rmain_clk~(Nsoc@02fsl,imx8mm-socsimple-bus >@@soc_unique_idbus@300000002fsl,aips-bussimple-bus<0@  00@spba-bus@300000002fsl,spba-bussimple-bus <0sai@300100002fsl,imx8mm-saifsl,imx8mq-sai<0 _ Nrbusmclk1mclk2mclk3 rxtx disabledsai@300200002fsl,imx8mm-saifsl,imx8mq-sai<0 ` Nrbusmclk1mclk2mclk3 rxtx disabledsai@300300002fsl,imx8mm-saifsl,imx8mq-sai<0 2 Nrbusmclk1mclk2mclk3 rxtx disabledsai@300500002fsl,imx8mm-saifsl,imx8mq-sai<0 Z Nrbusmclk1mclk2mclk3  rxtx disabledsai@300600002fsl,imx8mm-saifsl,imx8mq-sai<0 Z Nrbusmclk1mclk2mclk3   rxtx disabledaudio-controller@300800002fsl,imx8mm-micfil<00mn,-(N&')ripg_clkipg_clk_apppll8kpll11kclkext3rx disabledspdif@300900002fsl,imx35-spdif<0  PN^r^:rcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba rxtx disabledgpio@302000002fsl,imx8mm-gpiofsl,imx35-gpio<0 @AN rLED_REDWDOG_INTX_RTC_INTRESET_ETHPHYCAN_nINTCAN_ENnENABLE_FLATLINKUSB_OTG_VBUS_ENLED_GREENLED_BLUE(#gpio@302100002fsl,imx8mm-gpiofsl,imx35-gpio<0!BCN(RBT_REG_ONWL_REG_ONBT_DEV_WAKEBT_HOST_WAKEX_SD2_CD_BSD2_RESET_B(*gpio@302200002fsl,imx8mm-gpiofsl,imx35-gpio<0"DEN=gpio@302300002fsl,imx8mm-gpiofsl,imx35-gpio<0#FGNW *FANminiPCIe_nPERSTCOEX1COEX2(Tgpio@302400002fsl,imx8mm-gpiofsl,imx35-gpio<0$HINwECSPI1_SS0( tmu@302600002fsl,imx8mm-tmu<0&Ncalib#(watchdog@302800002fsl,imx8mm-wdtfsl,imx21-wdt<0( NNokay9Ndefault\watchdog@302900002fsl,imx8mm-wdtfsl,imx21-wdt<0) ON disabledwatchdog@302a00002fsl,imx8mm-wdtfsl,imx21-wdt<0*  N disableddma-controller@302c0000 2fsl,imx8mm-sdmafsl,imx8mq-sdma<0, gNripgahbfqimx/sdma/sdma-imx7d.bin(dma-controller@302b0000 2fsl,imx8mm-sdmafsl,imx8mq-sdma<0+ "Nripgahbfqimx/sdma/sdma-imx7d.binpinctrl@303300002fsl,imx8mm-iomuxc<03(fec1grphhl|xtpD(Cflexspi0grp\` tx|(?i2c1grp0@|@(-i2c1gpiogrp0|(.rtcgrp4(1sn65dsi83grpP(/usdhc3grppdhl $(08<(<usdhc3-100mhzgrppdhl $(08<(=usdhc3-200mhzgrppdhl $(08<(>wdoggrp0&(btgrpH (,(+can-engrpL(^can-intgrpH($ecspi1grp`d`\h(!fan0grp|(\i2c4grp0,@0@(2leds1grpH,`d(]pciegrpH(Sregusdhc2vmmcgrpT@(`uart1grp` $(&uart2btgrp`8<D@((uart3grp0D@H@('usbotg1pwrgrpX(_usdhc1grp (4usdhc2gpiogrp8@(7usdhc2grp8<@DHLP(6usdhc2-100mhzgrp8<@DHLP(8usdhc2-200mhzgrp8<@DHLP(9wlangrp$(5syscon@303400002fsl,imx8mm-iomuxc-gprsyscon<04(Aefuse@303500002fsl,imx8mm-ocotpsyscon<05N unique-id@4<(speed-grade@10<(calib@3c<<(mac-address@90<(@clock-controller@303600002fsl,imx8mm-anatop<06snvs@30370000#2fsl,sec-v4.0-monsysconsimple-mfd<07(snvs-rtc-lp2fsl,sec-v4.0-mon-rtc-lp4N rsnvs-rtcsnvs-powerkey2fsl,sec-v4.0-pwrkey N rsnvs-pwrkeytokaysnvs-lpgpr+2fsl,imx8mm-snvs-lpgprfsl,imx7d-snvs-lpgprclock-controller@303800002fsl,imx8mm-ccm<08N4rosc_32kosc_24mclk_ext1clk_ext2clk_ext3clk_ext4@KB[^` [8,/8 ׄׄ,#gp(reset-controller@30390000%2fsl,imx8mm-srcfsl,imx8mq-srcsyscon<09 Y(gpc@303a00002fsl,imx8mm-gpc<0: Wpgc power-domain@0<NXKX[@(power-domain@1<~N(Qpower-domain@2<(power-domain@3<(power-domain@4<NZKYZ[88/ׄ(power-domain@5< NZ ~(Upower-domain@6<NKT[8(Wpower-domain@7<(Xpower-domain@8<(Ypower-domain@9< (Zpower-domain@10< NKUV[A8e (Hpower-domain@11< (Ibus@304000002fsl,aips-bussimple-bus<0@@  0@0@@pwm@306600002fsl,imx8mm-pwmfsl,imx27-pwm<0f QNripgper disabledpwm@306700002fsl,imx8mm-pwmfsl,imx27-pwm<0g RNripgper disabledpwm@306800002fsl,imx8mm-pwmfsl,imx27-pwm<0h SNripgper disabledpwm@306900002fsl,imx8mm-pwmfsl,imx27-pwm<0i TNripgper disabledtimer@306a00002nxp,sysctr-timer<0j /Nrperbus@308000002fsl,aips-bussimple-bus<0@ 00@spba-bus@308000002fsl,spba-bussimple-bus <0spi@30820000!2fsl,imx8mm-ecspifsl,imx51-ecspi <0 Nripgper rxtxokay  Ndefault\!can@02microchip,mcp251xfdN"#Ndefault\$<1- %spi@30830000!2fsl,imx8mm-ecspifsl,imx51-ecspi <0  Nripgper rxtx disabledspi@30840000!2fsl,imx8mm-ecspifsl,imx51-ecspi <0 !Nripgper rxtx disabledserial@308600002fsl,imx8mm-uartfsl,imx6q-uart<0 Nripgper rxtxokayK[1Ndefault\&/serial@308800002fsl,imx8mm-uartfsl,imx6q-uart<0 Nripgper rxtxokayNdefault\'serial@308900002fsl,imx8mm-uartfsl,imx6q-uart<0 NripgperokayK[1?Ndefault\(/bluetooth2brcm,bcm43438-btN)rlpo L* `host-wakeup* pNdefault\+ z*,crypto@30900000 2fsl,sec-v4.0 <0 0 [N]_ raclkipgjr@10002fsl,sec-v4.0-job-ring< i disabledjr@20002fsl,sec-v4.0-job-ring<  jjr@30002fsl,sec-v4.0-job-ring<0 ri2c@30a200002fsl,imx8mm-i2cfsl,imx21-i2c <0 #Nokay Ndefaultgpio\-.    pmic@8 2nxp,pf8121a<regulatorsldo12Z2Z NVCC_SD1 (LDO1)regulator-state-memldo22Zw@ NVCC_SD2 (LDO2)2(;regulator-state-memldo3&%` VCC_ENET_2V5 (LDO3)regulator-state-memldo4w@` VDDA_1V8 (LDO4)regulator-state-mem=U`u`buck1  VDD_SOC_VDDA_PHY_0P8 (BUCK1)regulator-state-mem=Uubuck2B@B@ VDD_GPU_DRAM (BUCK2)regulator-state-mem=uB@UB@buck3B@ VDD_VPU (BUCK3)regulator-state-membuck4  VDD_MIPI_0P9 (BUCK4)regulator-state-membuck5 VDD_ARM (BUCK5)(regulator-state-membuck6w@w@ VDD_1V8 (BUCK6)regulator-state-mem=uw@Uw@buck7 NVCC_DRAM_1P1V (BUCK7)vsnvsw@w@ NVCC_SNVS_1P8 (VSNVS)bridge@2d 2ti,sn65dsi83 # Ndefault\/<- disabledeeprom@51 2atmel,24c32 <Q0rtc@522microcrystal,rv3028#Ndefault\1<R i2c@30a300002fsl,imx8mm-i2cfsl,imx21-i2c <0 $N disabledi2c@30a40000 2fsl,imx8mm-i2cfsl,imx21-i2c<0 %N disabledi2c@30a500002fsl,imx8mm-i2cfsl,imx21-i2c <0 &N disabledNdefault\2serial@30a600002fsl,imx8mm-uartfsl,imx6q-uart<0 Nripgper rxtx disabledmailbox@30aa00002fsl,imx8mm-mufsl,imx6sx-mu<0 XNmmc@30b40000!2fsl,imx8mm-usdhcfsl,imx7d-usdhc<0 N_S ripgahbperokayKy 3 Ndefault\45 wifi@12brcm,bcm4329-fmac<mmc@30b50000!2fsl,imx8mm-usdhcfsl,imx7d-usdhc<0 N_S ripgahbperokayKz  )* 2"Ndefaultstate_100mhzstate_200mhz\6787=97G:S;mmc@30b60000!2fsl,imx8mm-usdhcfsl,imx7d-usdhc<0 N_S ripgahbperokayKׄ`"Ndefaultstate_100mhzstate_200mhz\<==>spi@30bb0000 2nxp,imx8mm-fspi<0vfspi_basefspi_mmap kN rfspi_enfspiokayNdefault\?flash@02jedec,spi-nor<Ĵdma-controller@30bd0000 2fsl,imx8mm-sdmafsl,imx8mq-sdma<0 N]ripgahbfqimx/sdma/sdma-imx7d.bin(ethernet@30be0000-2fsl,imx8mm-fecfsl,imx8mq-fecfsl,imx6sx-fec<00vwxy(Nutv"ripgahbptpenet_clk_refenet_out KRutv [6:;9sY@@ mac-address Aokay rgmii-idBNdefault\Cmdio ethernet-phy@02ethernet-phy-ieee802.3-c22!/D< Y#eu(Bbus@32c000002fsl,aips-bussimple-bus<2@  22@lcdif@32e00000"2fsl,imx8mm-lcdiffsl,imx6sx-lcdif<2Nkrpixaxidisp_axiKkUV[(A8 #ge  ~D disabledportendpointE(Fdsi@32e100002fsl,imx8mm-mipi-dsim<2Nrbus_clksclk_mipiK[6րn6n6 ~D disabledports port@0<endpointF(Ecsi@32e200002fsl,imx8mm-csifsl,imx7-csi<2 Nrmclk~D disabledportendpointG(Jblk-ctrl@32e28000 2fsl,imx8mm-disp-blk-ctrlsyscon<2~HHHII'buscsi-bridgelcdifmipi-dsimipi-csiPNorcsi-bridge-axicsi-bridge-apbcsi-bridge-corelcdif-axilcdif-apblcdif-pixdsi-pclkdsi-refcsi-aclkcsi-pclk(Dmipi-csi@32e300002fsl,imx8mm-mipi-csi2<2 K[A-@ Nrpclkwrapphyaxi~D disabledports port@0<port@1<endpointJ(Gusb@32e40000+2fsl,imx8mm-usbfsl,imx7d-usbfsl,imx27-usb<2 (Nrusb1_ctrl_root_clkKX[@KL~okayotg  ( L XMusbmisc@32e4020072fsl,imx8mm-usbmiscfsl,imx7d-usbmiscfsl,imx6q-usbmisc d<2(Lusb@32e50000+2fsl,imx8mm-usbfsl,imx7d-usbfsl,imx27-usb<2 )Nrusb1_ctrl_root_clkKX[@NO~okay qhost  (usbmisc@32e5020072fsl,imx8mm-usbmiscfsl,imx7d-usbmiscfsl,imx6q-usbmisc d<2(Opcie-phy@32f000002fsl,imx8mm-pcie-phy<2NhrrefKh[: pciephy@okay   - (Rdma-controller@33000000&2fsl,imx7d-dma-apbhfsl,imx28-dma-apbh<3 0    f N(Pnand-controller@33002000)2fsl,imx8mm-gpmi-nandfsl,imx7d-gpmi-nand <3 3@@vgpmi-nandbch `bchNrgpmi_iogpmi_bch_apbPrx-tx disabledpcie@338000002fsl,imx8mm-pcie<3@ vdbiconfig 0pci 0   z`msi  $}|{z 2 ENhirpciepcie_buspcie_aux~Q appsturnoffR Vpcie-phyokayKig[9>沀Ndefault\S `T pcie-ep@338000002fsl,imx8mm-pcie-ep<3@vdbiaddr_space  `dma 2Nhirpciepcie_buspcie_aux~Q appsturnoffR Vpcie-phy k z disabledgpu@38000000 2vivante,gc<8  NZrregbuscoreshaderK*[*;~Ugpu@38008000 2vivante,gc<8 NZ rregbuscoreK*[*;~Uvideo-codec@383000002nxp,imx8mm-vpu-g1<80 N~Vvideo-codec@383100002nxp,imx8mq-vpu-g2<81 N~Vblk-ctrl@383300002fsl,imx8mm-vpu-blk-ctrlsyscon<83~WXYZ busg1g2h1N rg1g2h1Kcd[++#F#F(Vinterrupt-controller@38800000 2arm,gic-v3<88   (memory-controller@3d4000002fsl,imx8mm-ddrcfsl,imx8m-ddrc<=@@rcorepllaltapb Nab[opp-table2operating-points-v2([opp-25000000L}x@opp-100000000Lopp-750000000L,ddr-pmu@3d800000%2fsl,imx8mm-ddr-pmufsl,imx8m-ddr-pmu<=@ bmemory@400000000memory<@regulator-vdd-3v3-s2regulator-fixed2Z2Z  VDD_3V3_S(0chosen6 /soc@0/bus@30800000/spba-bus@30800000/serial@30880000bt-lp-clock 2fixed-clock bt_osc_32k()can-clock 2fixed-clockbZ can_osc_40m("fan 2gpio-fan T 2Ndefault\\ leds 2gpio-ledsNdefault\]led-0  disk # mmc2led-1  disk # mmc1led-2  cpu # heartbeatpwr-seq2mmc-pwrseq-simple d < Y*(3regulator-can-en2regulator-fixed f# Ndefault\^2Z2Z CAN_EN (%regulator-usb-otg12regulator-fixed f#  Ndefault\_ usb_otg1_vbusLK@LK@(Mregulator-usdhc22regulator-fixed f*  N Ndefault\`2Z2Z VSD_3V3(:regulator-vcc-3v32regulator-fixed2Z2Z VCC_3V3(, interrupt-parent#address-cells#size-cellsmodelcompatibleethernet0gpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3spi0spi1spi2rtc0rtc1entry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandledevice_typeregclock-latencyclocksenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheoperating-points-v2nvmem-cellsnvmem-cell-namescpu-idle-states#cooling-cellscpu-supplycache-levelcache-unifiedopp-sharedopp-hzopp-microvoltopp-supported-hwclock-latency-nsopp-suspend#clock-cellsclock-frequencyclock-output-namesinterruptsarm,no-tick-in-suspendpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-device#phy-cellsassigned-clocksassigned-clock-parentsclock-namespower-domainsrangesdma-ranges#sound-dai-cellsdmasdma-namesstatusgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-rangesgpio-line-names#thermal-sensor-cellsfsl,ext-reset-outputpinctrl-namespinctrl-0#dma-cellsfsl,sdma-ram-script-namefsl,pinsregmapoffsetlinux,keycodewakeup-sourceassigned-clock-rates#reset-cells#power-domain-cellsresets#pwm-cellscs-gpiosspi-max-frequencyxceiver-supplyuart-has-rtsctsfsl,dte-modedevice-wakeup-gpiosinterrupt-namesmax-speedshutdown-gpiosvddio-supplypinctrl-1scl-gpiossda-gpiosregulator-always-onregulator-boot-onregulator-max-microvoltregulator-min-microvoltregulator-nameregulator-off-in-suspendvselect-enregulator-on-in-suspendregulator-suspend-min-microvoltregulator-suspend-max-microvoltenable-gpiospagesizevcc-supplytrickle-resistor-ohms#mbox-cellsfsl,tuning-start-tapfsl,tuning-stepbus-widthmmc-pwrseqnon-removableno-1-8-vcd-gpiosdisable-wppinctrl-2vmmc-supplyvqmmc-supplykeep-power-in-suspendreg-namesspi-rx-bus-widthspi-tx-bus-widthfsl,num-tx-queuesfsl,num-rx-queuesfsl,stop-modefsl,magic-packetphy-modephy-handleenet-phy-lane-no-swapti,clk-output-selti,fifo-depthti,rx-internal-delayti,tx-internal-delayreset-gpiosreset-assert-usreset-deassert-usremote-endpointsamsung,pll-clock-frequencypower-domain-namesphysfsl,usbmiscadp-disabledr_modeover-current-active-lowsamsung,picophy-pre-emp-curr-controlsamsung,picophy-dc-vol-level-adjustsrp-disablevbus-supply#index-cellsdisable-over-currentreset-namesfsl,clkreq-unsupportedfsl,refclk-pad-modefsl,tx-deemph-gen1fsl,tx-deemph-gen2dma-channelsbus-rangenum-lanesnum-viewportinterrupt-map-maskinterrupt-mapfsl,max-link-speedlinux,pci-domainphy-namesreset-gpionum-ib-windowsnum-ob-windowsstdout-pathgpio-fan,speed-mapcolorfunctionlinux,default-triggerpost-power-on-delay-mspower-off-delay-usstartup-delay-usenable-active-highoff-on-delay-us