ڹ8( !indiedroid,novarockchip,rk3588s +7Indiedroid Novacpus+cpu-mapcluster0core0=core1=core2=core3=cluster1core0=core1=cluster2core0=core1= cpu@0Acpuarm,cortex-a55MQpsci_r y 0, @@ 1@ Kcpu@100Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@200Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@300Acpuarm,cortex-a55MQpsci_r  @@1@ Kcpu@400Acpuarm,cortex-a76MQpsci_r y 0, @@1@Kcpu@500Acpuarm,cortex-a76MQpsci_r  @@1@Kcpu@600Acpuarm,cortex-a76MQpsci_r y 0, @@1@Kcpu@700Acpuarm,cortex-a76MQpsci_r  @@1@K idle-statesSpscicpu-sleeparm,idle-state`qdxK l2-cache-l0cache@K l2-cache-l1cache@Kl2-cache-l2cache@Kl2-cache-l3cache@Kl2-cache-b0cache@Kl2-cache-b1cache@Kl2-cache-b2cache@Kl2-cache-b3cache@Kl3-cachecache0@Kfirmwareopteelinaro,optee-tzXsmcscmi arm,scmi-smcԂ+protocol@14MK protocol@16Mpmu-a55arm,cortex-a55-pmupmu-a76arm,cortex-a76-pmupsci arm,psci-1.0Xsmcclock-0 fixed-clock )׫splltimerarm,armv8-timerP    %-sec-physphysvirthyp-physhyp-virtclock-1 fixed-clock n6xin24mclock-2 fixed-clock xin32ksram@10f000 mmio-sramM=+sram@0arm,scmi-shmemMKsyscon@fd58c000rockchip,rk3588-sys-grfsysconMXKVsyscon@fd5b0000rockchip,rk3588-php-grfsysconM[Ksyscon@fd5f0000rockchip,rk3588-iocsysconM_Ksram@fd600000 mmio-sramM`=`+clock-controller@fd7c0000rockchip,rk3588-cruM|y]q@A.2Fq)׫ׄe/ׄ eZ р DKi2c@fd880000(rockchip,rk3588-i2crockchip,rk3399-i2cM=rts Qi2cpclk]gdefault+uokayregulator@42rockchip,rk8602MB|dpvdd_cpu_big0_s0Kregulator-state-memregulator@43 rockchip,rk8603rockchip,rk8602MC|dpvdd_cpu_big1_s0Kregulator-state-memserial@fd890000&rockchip,rk3588-uartsnps,dw-apb-uartMKrQbaudclkapb_pclk7hpower-domain@14M r|.hpower-domain@15Mr|/hpower-domain@22Mr|?hpower-domain@24Mr[Z]|@A+hpower-domain@25M8rZ|Bhpower-domain@26M8rQ|CDhpower-domain@27M0r|EFGH+hpower-domain@28M r|IJhpower-domain@29M(r|KLhpower-domain@30Mrz{|Mhpower-domain@31M8rW|NOPQhpower-domain@33M!rWZ[hpower-domain@34M"rWZ[hpower-domain@37M%r2|Rhpower-domain@38M&r45hpower-domain@40M(|Shi2s@fddc0000rockchip,rk3588-i2s-tdmMrQmclk_txmclk_rxhclky7Tqos@fdf66000rockchip,rk3588-qossysconM` K6qos@fdf66200rockchip,rk3588-qossysconMb K7qos@fdf66400rockchip,rk3588-qossysconMd K8qos@fdf66600rockchip,rk3588-qossysconMf K9qos@fdf66800rockchip,rk3588-qossysconMh K:qos@fdf66a00rockchip,rk3588-qossysconMj K;qos@fdf66c00rockchip,rk3588-qossysconMl K<qos@fdf66e00rockchip,rk3588-qossysconMn K=qos@fdf67000rockchip,rk3588-qossysconMp K?qos@fdf67200rockchip,rk3588-qossysconMr qos@fdf70000rockchip,rk3588-qossysconM K(qos@fdf71000rockchip,rk3588-qossysconM K)qos@fdf72000rockchip,rk3588-qossysconM K%qos@fdf72200rockchip,rk3588-qossysconM" K&qos@fdf72400rockchip,rk3588-qossysconM$ K'qos@fdf80000rockchip,rk3588-qossysconM KBqos@fdf81000rockchip,rk3588-qossysconM KCqos@fdf81200rockchip,rk3588-qossysconM KDqos@fdf82000rockchip,rk3588-qossysconM K@qos@fdf82200rockchip,rk3588-qossysconM" KAethernet@fe1c0000&rockchip,rk3588-gmacsnps,dwmac-4.20aM -macirqeth_wake_irq(r67Y^50Qstmmacethclk_mac_refpclk_macaclk_macptp_refU!$ stmmacethDVWXY$ udisabledmdiosnps,dwmac-mdio+stmmac-axi-config-7GKWrx-queues-configWKXqueue0queue1tx-queues-configmKYqueue0queue1mmc@fe2c00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcM,@ r  Qbiuciuciu-driveciu-sample gdefault]Z[\]U(uokay^_mmc@fe2d00000rockchip,rk3588-dw-mshcrockchip,rk3288-dw-mshcM-@ rQbiuciuciu-driveciu-samplegdefault]`U%uokay -a8>^bmmc@fe2e0000rockchip,rk3588-dwcmshcM.y-., n6 (r,*+-.Qcorebusaxiblocktimer ]cdefggdefault(corebusaxiblocktimeruokayL8>hbi2s@fe470000rockchip,rk3588-i2s-tdmMGr+/(Qmclk_txmclk_rxhclky)-7]gdefault+ udisabledi2c@feaa0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr| Qi2cpclk?]gdefault+uokayregulator@42rockchip,rk8602MB|~dp vdd_npu_s0regulator-state-memi2c@feab0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr} Qi2cpclk@]gdefault+ udisabledi2c@feac0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr~ Qi2cpclkA]gdefault+ udisabledi2c@fead0000(rockchip,rk3588-i2crockchip,rk3399-i2cMr Qi2cpclkB]gdefault+ udisabledtimer@feae0000,rockchip,rk3588-timerrockchip,rk3288-timerM !rTW Qpclktimerwatchdog@feaf0000 rockchip,rk3588-wdtsnps,dw-wdtMrdc Qtclkpclk;spi@feb00000(rockchip,rk3588-spirockchip,rk3066-spiMFrQspiclkapb_pclk7