]8VD(\V  ,LG Nexus 5X rev 1.02lg,bullheadqcom,msm8992=handsetJV  c daliasesq/soc/mmc@f9824900v/soc/mmc@f98a4900{/soc/serial@f991e000chosenserial0:115200n8clocksxo-board 2fixed-clock$ xo_boardsleep-clk 2fixed-clock sleep_clkcpus cpu@0cpu2arm,cortex-a53pscil2-cache2cachecpu@1cpu2arm,cortex-a53pscicpu@2cpu2arm,cortex-a53pscicpu@3cpu2arm,cortex-a53pscicpu@100cpu2arm,cortex-a57pscil2-cache2cachecpu@101cpu2arm,cortex-a57psci cpu-mapcluster0core0core1core2core3cluster1core0core1 firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000memorypmu2arm,cortex-a53-pmu reserved-memory smem_region@6a00000 memory@7000000memory@ca00000 memory@c64000002qcom,rmtfs-mem@memory@c6700000pmemory@c7000000memory@c9400000@reserved@6c00000@ramoops@1ff000002ramoops.;GSmemory@3400000@reserved@5000000smd 2qcom,smdrpm  ] ftrpm-requests2qcom,rpm-msm8994 rpm_requestsrpmcc2qcom,rpmcc-msm8992qcom,rpmccCpower-controller2qcom,msm8994-rpmpd opp-table2operating-points-v2 opp1opp2opp3opp4opp5opp6pm8994-regulators2qcom,rpm-pm8994-regulators     3G^vs1 s2s3   s4w@w@s5 p ps7B@B@l1B@B@l2l3OOl4((l6w@w@l8w@w@l9w@w@l10w@w@l11OOl12w@w@l13w@-pl14OOl15w@w@l16)2)2l17)2)2l18--l19w@w@l20-p-p,@l21w@w@,l22/M`/M`l23**l24.0l25w@w@l26lll27l28B@B@l29**l30w@w@l31CCl32w@w@pmi8994-regulators2qcom,rpm-pmi8994-regulatorsR`s1boost-bypasssmem 2qcom,smemssmp2p-lpass 2qcom,smp2p  ]  tmaster-kernelmaster-kernelslave-kernel slave-kernelsmp2p-modem 2qcom,smp2p  ] tmaster-kernelmaster-kernelslave-kernel slave-kernelsoc  2simple-businterrupt-controller@f90000002qcom,msm-qgic2 mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon  watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtp  timer@f9020000 2arm,armv7-timer-memframe@f9021000  frame@f9023000  0 ,disabledframe@f9024000  @ ,disabledframe@f9025000  P ,disabledframe@f9026000  ` ,disabledframe@f9027000 p ,disabledframe@f9028000  ,disabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3/   rms3coreifacesleepmock_utmi?srO$'drusb@f9200000 2snps,dwc3   high-speed peripheralmmc@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hccore{hc_irqpwr_irq vh3ifacecorexodefaultsleep,okay*mmc@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hccore}hc_irqpwr_irq i3ifacecorexodefaultsleep  ! "#$ 9%d ,disableddma-controller@f99040002qcom,bam-v1.7.0@  :3bam_clkBMUn{(serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm l 3coreiface H:defaultsleep&',okayi2c@f99230002qcom,i2c-qup-v2.2.10 _ ;: 3coreiface( ( txrxdefaultsleep)*  ,disabledspi@f99230002qcom,spi-qup-v2.2.10 _ <: 3coreiface$( ( txrxdefaultsleep+,  ,disabledi2c@f99240002qcom,i2c-qup-v2.2.1@ ` =: 3coreiface((txrxdefaultsleep-.  ,disabledi2c@f99260002qcom,i2c-qup-v2.2.1` b A: 3coreiface((txrxdefaultsleep/0  ,disabledi2c@f99270002qcom,i2c-qup-v2.2.1p c C: 3coreiface11txrxdefaultsleep23  ,disabledi2c@f99280002qcom,i2c-qup-v2.2.1 d E: 3coreiface((txrxdefaultsleep45  ,disableddma-controller@f99440002qcom,bam-v1.7.0@  M3bam_clkBMUn{1serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm r 3coreiface [M11txrxdefaultsleep67 ,disabledi2c@f99630002qcom,i2c-qup-v2.2.10 e NM 3coreiface1 1 txrxdefaultsleep89  ,disabledspi@f99660002qcom,spi-qup-v2.2.1` h UM 3coreiface$11txrxdefaultsleep:;  ,disabledi2c@f99670002qcom,i2c-qup-v2.2.1p i VM 3coreifacej11txrxdefaultsleep<=  ,disabledclock-controller@fc4000002qcom,gcc-msm8992@  3xosleep sram@fc4280002qcom,rpm-msg-ramB@restart@fc4ab000 2qcom,psholdJspmi@fc4cf0002qcom,spmi-pmic-arbLLLcoreintrcnfg periph_irq M pmic@02qcom,pm8994qcom,spmi-pmic rtc@60002qcom,pm8941-rtc`a rtcalarmapon@8002qcom,pm8916-ponpwrkey2qcom,pm8941-pwrkey= tresin2qcom,pm8941-resin=  ,disabledtemp-alarm@24002qcom,spmi-temp-alarm$$>thermalEadc@31002qcom,spmi-vadc11 5>adc-chan@7GXvph_pwradc-chan@8 Xdie_tempadc-chan@9  Xref_625mvadc-chan@a  Xref_1250mvadc-chan@eadc-chan@fgpios@c000 2qcom,pm8994-gpioqcom,spmi-gpio^n?z?mpps@a0002qcom,pm8994-mppqcom,spmi-mpp^zn@@pmic@12qcom,pm8994qcom,spmi-pmic pwm2qcom,pm8994-lpg  ,disabledregulators2qcom,pm8994-regulatorspmic@22qcom,pmi8994qcom,spmi-pmic gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpio^nA zAmpps@a0002qcom,pmi8994-mppqcom,spmi-mpp^nBzBpmic@32qcom,pmi8994qcom,spmi-pmic pwm2qcom,pmi8994-lpg  ,disabledregulators2qcom,pmi8994-regulatorswled@d8002qcom,pmi8994-wledshort ,disabledhwlock@fd484000(2qcom,msm8994-tcsr-mutexqcom,tcsr-mutexH@pinctrl@fd5100002qcom,msm8992-pinctrlQ@ ^n%z%blsp1-uart2-default blsp_uart2 gpio4gpio5&blsp1-uart2-sleepgpio gpio4gpio5'blsp2-uart2-default blsp_uart8gpio45gpio46gpio47gpio486blsp2-uart2-sleepgpiogpio45gpio46gpio47gpio487i2c1-default blsp_i2c1 gpio2gpio3)i2c1-sleepgpio gpio2gpio3*i2c2-default blsp_i2c2 gpio6gpio7-i2c2-sleepgpio gpio6gpio7.i2c4-default blsp_i2c4gpio19gpio20/i2c4-sleepgpiogpio19gpio200i2c5-default blsp_i2c5gpio23gpio242i2c5-sleepgpiogpio23gpio243i2c6-default blsp_i2c6gpio28gpio274i2c6-sleepgpiogpio28gpio275i2c7-default blsp_i2c7gpio44gpio438i2c7-sleepgpiogpio44gpio439blsp2-spi10-default:default blsp_spi10gpio53gpio54gpio55 csgpiogpio55blsp2-spi10-sleepgpio53gpio54gpio55;i2c11-default blsp_i2c11gpio83gpio84<i2c11-sleepgpiogpio83gpio84=blsp1-spi1-default+default blsp_spi1gpio0gpio1gpio3 csgpiogpio8blsp1-spi1-sleepgpio0gpio1gpio3,clk-on sdc1_clkclk-off sdc1_clkcmd-on sdc1_cmdcmd-off sdc1_cmddata-on sdc1_datadata-off sdc1_datarclk-on sdc1_rclkrclk-off sdc1_rclksdc2-clk-on sdc2_clk sdc2-clk-off sdc2_clk"sdc2-cmd-on sdc2_cmd  sdc2-cmd-off sdc2_cmd#sdc2-data-on sdc2_data !sdc2-data-off sdc2_data$clock-controller@fd8c00002qcom,mmcc-msm8992RY3xogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0 CC (?DDDDD O/0)<98p/Dsram@fdd000002qcom,msm8974-ocmem  ctrlmem   C"Dr 3coreiface gmu-sram@0timer2arm,armv8-timer0vph-pwr-regulator2regulator-fixedvph_pwr66,thermal-zonespm8994-thermal'5Etripspm8994-alert0EsQEpassivepm8994-critEHQ Ecritical interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2serial0stdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcpuinterruptsrangesno-mapqcom,client-idconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadregulator-always-onregulator-boot-onvdd_s1-supplyvdd_bst_byp-supplymemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vcd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesspi-max-frequency#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cells#pwm-cellsqcom,cabcqcom,external-pfet#hwlock-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downinput-enableregulator-namepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis