bD8Z|(ZD  ,Xiaomi Mi 4C2xiaomi,libraqcom,msm8992=handsetJV  c aliasesq/soc/mmc@f9824900v/soc/mmc@f98a4900chosen%{earlycon=tty0 console=tty0 maxcpus=1 framebuffer@34000002simple-framebuffer@^8 r8g8b88jnclocksxo-board 2fixed-clock$ xo_boardsleep-clk 2fixed-clock sleep_clkcpus cpu@0cpu2arm,cortex-a53pscil2-cache2cache"cpu@1cpu2arm,cortex-a53pscicpu@2cpu2arm,cortex-a53pscicpu@3cpu2arm,cortex-a53pscicpu@100cpu2arm,cortex-a57psci l2-cache2cache"cpu@101cpu2arm,cortex-a57psci cpu-mapcluster0core0.core1.core2.core3.cluster1core0. core1. firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000memorypmu2arm,cortex-a53-pmu 2psci 2arm,psci-0.2 hvcreserved-memory dfps_data_mem@3400000@=memory@3401000@ =smem_region@6a00000 =memory@c6700000p=reserved@6c00000@=hole@6400000@`=hole2@6c00000@=mpss@9000000 =tzapp@ea00000=mdm-rfsa@ca0b0000 =rmtfs@ca1000002qcom,rmtfs-mem=Daudio@cb400000@Sqseecom@cb400000@Sadsp-rfsa@cd000000=sensor-rfsa@cd010000=ramoops@dfc000002ramoopsZgssmd 2qcom,smdrpm 2  rpm-requests2qcom,rpm-msm8994 rpm_requestsrpmcc2qcom,rpmcc-msm8992qcom,rpmccEpower-controller2qcom,msm8994-rpmpd opp-table2operating-points-v2 opp1opp2opp3opp4opp5opp6pm8994-regulators2qcom,rpm-pm8994-regulators ';K_ss3  s4w@w@)BVs5 p ps7B@B@ l1B@B@l2l3OOl4((l6w@w@l8w@w@l9w@w@l10w@w@l11OOl12w@w@l13w@-pl14w@w@l15w@w@l16)2)2l17)2)2l18+|+|Bl19**l20-p-pBl)V l21-p-pBl22--l23**l24.0l25B@B@l26lll27l28B@B@l29**l30w@w@l31CCl32w@w@lvs1lvs2pmi8994-regulators2qcom,rpm-pmi8994-regulators~s1boost-bypass06smem 2qcom,smemsmp2p-lpass 2qcom,smp2p 2   master-kernelmaster-kernelslave-kernel slave-kernelsmp2p-modem 2qcom,smp2p 2  master-kernelmaster-kernelslave-kernel slave-kernelsoc  2simple-businterrupt-controller@f90000002qcom,msm-qgic2 mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsyscon , watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtp28 timer@f9020000 2arm,armv7-timer-memframe@f9021000D2  frame@f9023000D 2 0 Qdisabledframe@f9024000D 2 @ Qdisabledframe@f9025000D 2 P Qdisabledframe@f9026000D 2 ` Qdisabledframe@f9027000D 2p Qdisabledframe@f9028000D 2 Qdisabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3/  rmsXcoreifacesleepmock_utmidsrt$'usb@f9200000 2snps,dwc3  2 high-speed peripheralmmc@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hccore2{hc_irqpwr_irqvhXifacecorexodefaultsleep)3QokayAP \mmc@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4I@hccore2}hc_irqpwr_irqiXifacecorexodefaultsleep !"# $%& i'd) Qdisableddma-controller@f99040002qcom,bam-v1.7.0@ 2:Xbam_clkr}*serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm 2l XcoreifaceH:defaultsleep() Qdisabledi2c@f99230002qcom,i2c-qup-v2.2.10 2_;: Xcoreiface* * txrxdefaultsleep+,  Qdisabledspi@f99230002qcom,spi-qup-v2.2.10 2_<: Xcoreiface$* * txrxdefaultsleep-.  Qdisabledi2c@f99240002qcom,i2c-qup-v2.2.1@ 2`=: Xcoreiface**txrxdefaultsleep/0 Qokayi2c@f99260002qcom,i2c-qup-v2.2.1` 2bA: Xcoreiface**txrxdefaultsleep12  Qdisabledi2c@f99270002qcom,i2c-qup-v2.2.1p 2cC: Xcoreiface33txrxdefaultsleep45 Qokayi2c@f99280002qcom,i2c-qup-v2.2.1 2dE: Xcoreiface**txrxdefaultsleep67 Qokaydma-controller@f99440002qcom,bam-v1.7.0@ 2MXbam_clkr}3serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdm 2r Xcoreiface[M33txrxdefaultsleep89Qokayi2c@f99630002qcom,i2c-qup-v2.2.10 2eNM Xcoreiface3 3 txrxdefaultsleep:; Qokayspi@f99660002qcom,spi-qup-v2.2.1` 2hUM Xcoreiface$33txrxdefaultsleep<=  Qdisabledi2c@f99670002qcom,i2c-qup-v2.2.1p 2iVM Xcoreifacej33txrxdefaultsleep>? Qokayclock-controller@fc4000002qcom,gcc-msm8992@  Xxosleepsram@fc4280002qcom,rpm-msg-ramB@restart@fc4ab000 2qcom,psholdJspmi@fc4cf0002qcom,spmi-pmic-arbLLLcoreintrcnfg periph_irq 2} pmic@02qcom,pm8994qcom,spmi-pmic rtc@60002qcom,pm8941-rtc`a rtcalarm2apon@8002qcom,pm8916-ponpwrkey2qcom,pm8941-pwrkey2= 'tresin2qcom,pm8941-resin2=  Qdisabledtemp-alarm@24002qcom,spmi-temp-alarm$2$2@>thermalOFadc@31002qcom,spmi-vadc121 e@adc-chan@7wvph_pwradc-chan@8 die_tempadc-chan@9  ref_625mvadc-chan@a  ref_1250mvadc-chan@eadc-chan@fgpios@c000 2qcom,pm8994-gpioqcom,spmi-gpioAAmpps@a0002qcom,pm8994-mppqcom,spmi-mppBBpmic@12qcom,pm8994qcom,spmi-pmic pwm2qcom,pm8994-lpg  Qdisabledregulators2qcom,pm8994-regulatorss8 `@`Bls11 `(Blpmic@22qcom,pmi8994qcom,spmi-pmic gpios@c000!2qcom,pmi8994-gpioqcom,spmi-gpioC Cmpps@a0002qcom,pmi8994-mppqcom,spmi-mppDDpmic@32qcom,pmi8994qcom,spmi-pmic pwm2qcom,pmi8994-lpg  Qdisabledregulators2qcom,pmi8994-regulatorswled@d8002qcom,pmi8994-wled2short Qdisabledhwlock@fd484000(2qcom,msm8994-tcsr-mutexqcom,tcsr-mutexH@pinctrl@fd5100002qcom,msm8992-pinctrlQ@ 2''blsp1-uart2-default blsp_uart2 gpio4gpio5 (blsp1-uart2-sleepgpio gpio4gpio5)blsp2-uart2-default blsp_uart8gpio45gpio46gpio47gpio48 8blsp2-uart2-sleepgpiogpio45gpio46gpio47gpio48 9i2c1-default blsp_i2c1 gpio2gpio3 +i2c1-sleepgpio gpio2gpio3 ,i2c2-default blsp_i2c2 gpio6gpio7 /i2c2-sleepgpio gpio6gpio7 0i2c4-default blsp_i2c4gpio19gpio20 1i2c4-sleepgpiogpio19gpio20%2i2c5-default blsp_i2c5gpio23gpio24 4i2c5-sleepgpiogpio23gpio24 5i2c6-default blsp_i2c6gpio28gpio27 6i2c6-sleepgpiogpio28gpio27 7i2c7-default blsp_i2c7gpio44gpio43 :i2c7-sleepgpiogpio44gpio43 ;blsp2-spi10-default<default blsp_spi10gpio53gpio54gpio55 csgpiogpio55 blsp2-spi10-sleepgpio53gpio54gpio55 =i2c11-default blsp_i2c11gpio83gpio84 >i2c11-sleepgpiogpio83gpio84 ?blsp1-spi1-default-default blsp_spi1gpio0gpio1gpio3 csgpiogpio8 blsp1-spi1-sleepgpio0gpio1gpio3 .clk-on sdc1_clk clk-off sdc1_clk cmd-on sdc1_cmdcmd-off sdc1_cmddata-on sdc1_datadata-off sdc1_datarclk-on sdc1_rclkrclk-off sdc1_rclksdc2-clk-on sdc2_clk  !sdc2-clk-off sdc2_clk $sdc2-cmd-on sdc2_cmd "sdc2-cmd-off sdc2_cmd%sdc2-data-on sdc2_data #sdc2-data-off sdc2_data&clock-controller@fd8c00002qcom,mmcc-msm8992RYXxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0EE (d t/0)<98p/sram@fdd000002qcom,msm8974-ocmem  ctrlmem E"r Xcoreiface gmu-sram@0timer2arm,armv8-timer02vph-pwr-regulator2regulator-fixed2vph_pwr66Bthermal-zonespm8994-thermalAWeFtripspm8994-alert0usEpassivepm8994-crituH Ecriticalgpio-keys 2gpio-keysbutton Volume Up lA's interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2bootargsrangesregwidthheightstrideformatclockspower-domains#clock-cellsclock-frequencyclock-output-namesphandledevice_typeenable-methodnext-level-cachecache-levelcpuinterruptsno-mapqcom,client-idno-memconsole-sizerecord-sizeftrace-sizepmsg-sizeqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelvdd_l1-supplyvdd_l2_26_28-supplyvdd_l3_11-supplyvdd_l4_27_31-supplyvdd_l5_7-supplyvdd_l6_12_32-supplyvdd_l8_16_30-supplyvdd_l9_10_18_22-supplyvdd_l13_19_23_24-supplyvdd_l14_15-supplyvdd_l17_29-supplyvdd_l20_21-supplyvdd_l25-supplyvdd_lvs1_2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-always-onregulator-system-loadregulator-boot-onvdd_s1-supplyvdd_bst_byp-supplymemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellstimeout-secframe-numberstatusclock-namesassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namesinterrupt-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vvmmc-supplyvqmmc-supplycd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesspi-max-frequency#reset-cellsqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cells#pwm-cellsqcom,cabcqcom,external-pfet#hwlock-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downinput-enableregulator-namepolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisautorepeatlinux,input-typewakeup-sourcedebounce-interval