."8)(*) MangOH Green with WP8548 Module2!swir,mangoh-green-wp8548swir,wp8548qcom,mdm9615,cpuscpu@0!arm,cortex-a5=cpuIcpu-pmu!arm,cortex-a5-pmu Z clockscxo_board !fixed-clocker$regulatorsvsdcc-regulator!regulator-fixed SDCC Power)2)2soc !simple-buscache-controller@2040000!arm,pl310-cache interrupt-controller@2000000!qcom,msm-qgic2( timer@200a000!qcom,kpss-timerqcom,msm-timer$Zr9pinctrl@800000!qcom,mdm9615-pinctrlDTX` Z(@lvdefaultgsbi3_pinsmuxgpio8gpio9gpio10gpio11gsbi3gsbi4_pinsmuxgpio12gpio13gpio14gpio15gsbi4gsbi5_i2c_pins pin16gpio16 gsbi5_i2cpin17gpio17 gsbi5_i2cgsbi5_uart_pins muxgpio18gpio19 gsbi5_uartreset_out_pinspinsgpio66gpiogpioext1_pins pinsgpio2gpiosdc_cd_pinspinsgpio42gpioclock-controller@900000!qcom,gcc-mdm9615e@clock-controller@28000000!qcom,lcc-mdm9615(eclock-controller@2011000!qcom,kpss-gccsysconrng@1a500000 !qcom,prngPcoreHgsbi@16100000!qcom,gsbi-v1.0.0-iface 8disabledi2c@16180000!qcom,i2c-qup-v1.1.1 Z coreiface 8disabledgsbi@16200000!qcom,gsbi-v1.0.0- iface8okay?spi@16280000!qcom,spi-qup-v1.1.1( ZIn6 coreiface8okaylvdefaultn6spi@0!swir,mangoh-iotport-spiIn6gsbi@16300000!qcom,gsbi-v1.0.0-0iface8okay[?serial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm40 Z coreiface8okaylvdefaultgsbi@16400000!qcom,gsbi-v1.0.0-@iface8okay[?i2c@16480000!qcom,i2c-qup-v1.1.1H Zn6 coreiface8okayr @l vdefaultmux@71 !nxp,pca9548qi2c@0i2c@1i2c@2i2c@3hub@8!smsc,usb3503a g  u i2c@4gpio@3e`(!semtech,sx1509q>, ZDi2c@5gpio@3fl vdefault`(!semtech,sx1509q?,ZD i2c@6gpio@70`(!semtech,sx1509qp, ZD i2c@7serial@16440000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmD@ Z coreiface8okayl vdefaultqcom,ssbi@500000 !qcom,ssbiP pmic-arbiterpmic@0!qcom,pm8018qcom,pm8921 Z(pwrkey@1c&!qcom,pm8018-pwrkeyqcom,pm8921-pwrkey,Z23= mpps@50!qcom,pm8018-mppqcom,ssbi-mpp(PD`Trtc@11d !qcom,pm8018-rtcqcom,pm8921-rtc,Z'gpio@150 !qcom,pm8018-gpioqcom,ssbi-gpioP(DT`usb-vbus-5v-stategpio4normaldma-controller@12182000!qcom,bam-v1.3.0  Zbnbam_clkdma-controller@12142000!qcom,bam-v1.3.0  Zaobam_clkamba !simple-busmmc@121800008okay!arm,pl18xarm,primecell  Zhcmd_irqxnmclkapb_pclk!Ml+<NZ_txrxxlvdefaulti t*mmc@12140000!arm,pl18xarm,primecell 8disabled  Zgcmd_irqyomclkapb_pclk!+<Ml}NZ_txrxysyscon@1a400000!qcom,tcsr-mdm9615syscon@rpm@108000!qcom,rpm-mdm9615 $Zackerrwakeupregulators!qcom,rpm-pm8018-regulatorss1 0js2( js3w@w@js4 !js5ppjl2w@w@l3w@w@l42Z2Zl5+|+|l6w@+|l7:l8OOl9 q0l10l11l12l13:-pl14+|+|lvs1memory@48000000=memoryHaliases /soc/gsbi@16200000/spi@16280000#/soc/gsbi@16300000/serial@16340000# /soc/gsbi@16400000/serial@16440000 /soc/gsbi@16400000/i2c@16480000/soc/amba/mmc@12180000chosenserial1:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentdevice_typenext-level-cacheinterrupts#clock-cellsclock-frequencyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onphandlerangesregarm,data-latencycache-unifiedcache-levelinterrupt-controller#interrupt-cellscpu-offsetgpio-controllergpio-ranges#gpio-cellspinctrl-0pinctrl-namespinsfunctiondrive-strengthbias-disablebias-pull-upoutput-highinput-enable#power-domain-cells#reset-cellsclocksclock-namesassigned-clocksassigned-clock-ratescell-indexstatusqcom,modespi-max-frequencysyscon-tcsrconnect-gpiosintn-gpiosinitial-modeprobe-resetqcom,controller-typedebounceallow-set-timeqcom,drive-strengthpower-source#dma-cellsqcom,eearm,primecell-periphidinterrupt-namesbus-widthcap-sd-highspeedcap-mmc-highspeedvmmc-supplydmasdma-namesdisable-wpcd-gpiosno-1-8-vqcom,ipcvin_lvs1-supplyvdd_l7-supplyvdd_l8-supplyvdd_l9_l10_l11_l12-supplyqcom,switch-mode-frequencybias-pull-downspi0serial0serial1i2c0mmc0stdout-path